Get Ug642 Axi Reference Form

"Up to 16 Slave Interfaces (to accept transactions from up to 16 connected Master Devices) and one Master Interface (to issue transactions to one connected Slave Device)." Therefore, the CORE Generator version of the AXI Interconnect can support 16 Master Devices and 1 Slave Device.

By working with the master and slave devices, the AXI protocol works across five addresses that include read and write address, read and write data, and write response. Since each channel has its own unique signal, it can send the handshake response uninterrupted so that it can be received and put into order.

The Advanced eXtensible Interface (AXI) is an on-chip communication bus protocol developed by ARM. It is part of the Advanced Microcontroller Bus Architecture 3 (AXI3) and 4 (AXI4) specifications. AXI has been introduced in 2003 with the AMBA3 specification.

The AXI Interconnect IP connects one or more AXI memory-mapped Master devices to one or more memory-mapped Slave devices. The AXI interfaces conform to the AMBA® AXI version 4 specifications from ARM®, including the AXI4-Lite control register interface subset.

AXI SmartConnect is a drop-in replacement for the AXI Interconnect v2 core. AXI SmartConnect is more tightly integrated into the Vivado design environment to automatically configure and adapt to connected AXI master and slave IP with minimal user intervention.

The AXI External Peripheral Controller (AXI EPC IP Core) supports data transfers between the AXI4 Interface and external synchronous and/or asynchronous peripheral dices evices such as USB and LAN devices, which have processor interface.

Interface data widths: AXI4: 32, 64, 128, 256, 512, or 1024 bits.